

# Reducing MLC Flash Memory Retention Errors through Programming Initial Step Only

**Wei Wang**<sup>1</sup>, Tao Xie<sup>2</sup>, Antoine Khoueir<sup>3</sup>, Youngpil Kim<sup>3</sup>

<sup>1</sup>Computational Science Research Center, San Diego State University

<sup>2</sup>Computer Science Department, San Diego State University

<sup>3</sup>Seagate Technology


June 4th, 2015



# Outline

- Background
- The PISO Approach
  - A PISO Operation
  - The Safe Threshold Voltage
  - PISO on LSB/MSB Pages
- An Analytical Model
- Evaluation and Discussions
- Conclusions

# Flash Memory



(a) A memory cell; (b) MLC threshold voltage distribution.

- The floating-gate of a memory cell stores a number of electrons, which affects the cell's threshold voltage.
- A retention error is caused by electron leakage over time.

Cell size ↓  
Bits per cell ↑  
Performance ↓  
Reliability ↓  
ECC ↑

- Reducing bit errors is a critical way to improve the reliability.

# Retention Error Reduction Schemes

- Dynamic threshold scheme [1]:
  - It changes the read reference voltages along with the  $V_{th}$ .
  - Finding a suitable reference voltage typically requires a series of read retry operations.
- Flash correct-and-refresh (FCR) [2]:
  - Re-programming data in-place;
  - Re-mapping data to a new place to avoid over-programming issue.
- Read disturb scheme [3]:
  - Inject electrons to already programmed cells to reduce retention errors.


[1] F. Sala et al, "Dynamic threshold schemes for multi-level non-volatile memories," IEEE TC, 2013.

[2] Y. Cai and G. Yalcin et al, "Flash correct-and-refresh: Retention-aware error management for increased flash memory lifetime," in IEEE ICCD'12, 2012.


[3] S. Tanakamaru et al, "Highly reliable solid-state drives (ssds) with error-prediction ldpc (ep-ldpc) architecture and error-recovery scheme," in IEEE ASPDAC, 2013.

# ISPP (incremental step pulse programming)

- Flash memory cell programming process



Programming an MLC cell




“Data can be only programmed to an erased cell.”

What if we program data to an already programmed cell?

# A PISO operation

PISO: Programming Initial Step Only

- If the data corresponding to the *lowest threshold voltage (safe threshold voltage)* is deliberately programmed into a already programmed cell, only one programming operation will be carried out.



(a) A PISO operation; (b) before PISO; (c) after PISO.


- The injected electrons can partially compensate charge loss over time so that retention errors can be mitigated.

# The Safe Threshold Voltage

The table below shows an example page layout of an MLC block, which consists of 128 rows of  $2^{17}$  cells.

Row Index	LSB of the $2^{17}$ cells	MSB of the $2^{17}$ cells
0	page 0	page 2
1	page 1	page 4
...	...	...
127	page 253	page 255


- To program an LSB page, the threshold voltage that represents data '1' is the safe threshold voltage.
- To program an MSB page, the data stored in its associated LSB page represent each individual cell's safe threshold voltage.






# PISO on LSB/MSB Pages

- To correct a cell's retention error, a PISO operation can be applied on either its associated LSB page or its MSB page.
- The overhead of performing an MSB page PISO operation is much higher than performing an LSB page PISO:
  - An MSB page PISO operation requires an extra page read;
  - Programming an MSB page demands more clock cycles.




# An appropriate number of PISOs

A fewer number of PISO operations may not fully reduce retention errors.




Too many PISO operations incur over-programming issue and introduce more errors.



# An Analytical Model


- The threshold voltage distribution of flash memory follows a sum of Gaussian distribution:

$$f(x) = \sum_{s=0}^3 \frac{1}{4\sqrt{2\pi}\delta_s} \exp\left\{-\frac{(x - \mu_s)^2}{2\delta_s^2}\right\}$$



- A higher threshold voltage results in a higher SILC, which leads to a larger loss of electrons.

$$\Delta V_{th,S}^L = \alpha(t) \cdot V_{th,S}$$



# An Analytical Model

- Assume that each PISO operations can shift threshold voltage by  $\Delta V_{th,S}^R$  (i.e., the right shift amount of a cell's threshold voltage in state  $S$ ).
- After  $m$  PISO operations, the threshold voltage distribution can be modified as:


$$f(x) = \sum_{s=0}^3 \frac{1}{4\sqrt{2\pi}\delta_s} \exp\left\{ \frac{-[x + \boxed{m\Delta V_{th,S}^R} - \boxed{(1 - \alpha(t))\mu_s}]^2}{2\delta_s^2} \right\}$$

Voltage recovery due to PISO
Voltage change due to electron leakage

# An Analytical Model

- The tail probability function of each state is used to compute errors existing in this distribution model [1].
- The appropriate number of PISO operations can be calculated by solving a minimization problem:

$$\min \left[ \frac{1}{4} Q_{S_0} \left( \frac{|\Delta_0|}{\delta_0} \right) + \frac{1}{4} Q_{S_1} \left( \frac{|\Delta_1|}{\delta_1} \right) + \frac{1}{4} Q_{S_1} \left( \frac{|\Delta_2|}{\delta_1} \right) \right. \\ \left. + \frac{1}{4} Q_{S_2} \left( \frac{|\Delta_3|}{\delta_2} \right) + \frac{1}{4} Q_{S_2} \left( \frac{|\Delta_4|}{\delta_2} \right) + \frac{1}{4} Q_{S_3} \left( \frac{|\Delta_5|}{\delta_3} \right) \right],$$



[1] W. Wang, T. Xie, and D. Zhou, “Understanding the impact of threshold voltage on mlc flash memory performance and reliability,” in ACM ICS’14, 2014.

# Experimental Setting

- Two types of 1y-nm technology MLC flash chips.

	Flash A	Flash B
Page size	16 KB	16 KB
Pages per block	512	256
Blocks per plane	2,048	2,048
Plane per die	2	1
Dies per package	4	2
Read latency ( $\mu s$ )	47	47
LSB page write latency ( $\mu s$ )	471	566
MSB page write latency ( $\mu s$ )	1,353	1,870


- Experiments are carried out on a TRIAD NAND flash memory tester.

# Testing Methodology

- Variable Relaxation Aging
  - All chips are supposed to be used in a 3 year @ 45°C environment.

- Cycling:

Group	P/Es
A	1 K
B	2 K
C	4 K
D	6 K
E	12 K
F	20 K




- Endurance bake:
  - Arrhenius equation, 70.6 hours @ 100°C
- Retention Acceleration
  - 3 monthes@40°C -> 63 hours@70°C

# Experimental Results

- *The effectiveness of PISO*

- Flash A



Number of errors under (a), (b) PISO on small cycles; (c), (d) PISO on large cycles.

- (1) The number bit errors on all blocks rapidly decreases within 10 PISO operations.
- (2) After 10 PISO operations, the number of bit errors decreases in a lower rate.
- (3) Further increasing the number of PISOs enlarges the number of bit errors.



# Experimental Results

- *Cost comparisons with read disturb*
  - The read disturb scheme demands a much larger number of operations in order to reduce a similar number of retention errors.



reducing 17% errors on 6K-cycled blocks:

❖ *time*: 5 PISOs  $\rightarrow 5 * 1,353\mu\text{s} = 6.8\text{ms}$

700 reads  $\rightarrow 700 * 47\mu\text{s} = 32.9\text{ms}$

❖ *energy*: 5 PISOs  $\rightarrow 5 * 30\mu\text{J} = 150\mu\text{J}$


700 reads  $\rightarrow 700 * 1\mu\text{J} = 700\mu\text{J}$



# Experimental Results

- *Discussions*

- *What's the best time to launch PISO operations?*
- *How many PISO operations have to be applied?*



## Flash B

❖ Applying PISO operations 10 times each month can reduce the largest number of retention errors among the four groups.

A dynamic retention error detection mechanism, which periodically samples retention errors.

# Conclusions

- *PISO is efficient and effective compared to other types of retention error reduction methods.*
- *It can be readily implemented in either the FTL of an SSD or in a flash file system.*
- *It is simple and do not require a prior knowledge of the original stored data.*
- *How to apply it in real applications is still an open question.*



Thanks!

Questions?