Software Challenges for The Machine

Sam Fineberg Distinguished Technologist, HP Storage MSST 15, June 2015 (many thanks to my colleagues at HP Labs who are doing the real work)

What this talk is about

1. The perfect storm

Data explosion + architecture walls + device crisis

2. What is HP doing about it

"The Machine" project at HP Labs

3. The memory is the computer

The software revolution when everything becomes persistent





The Approaching Cyber physical age





(1) IDC "Worldwide Internet of Things (IoT) 2013-2020 forecast" October 2013. (2) IDC "The Digital Universe of Opportunities: Rich Data and the Increasing Value of the Internet of Things" April 2014 (3) Global Smart Meter Forecasts, 2012-2020. Smart Grid Insights (Zypryme), November 2013 (4) http://en.wikipedia.org

Example: a mesh of connected aircraft



20 TBX 2 X 3 X

20 terabytes of information per engine per hour twin-engine aircraft three-h duratio

three-hour flight duration

25,000

X 365

commercial flights per day (USA)

days in a year

1,095,000,000 TB (1 ZB)



Architecture has not changed for 60 years





Architecture Walls



The Machine Project



Architecture of the future: The Machine













SoCs customized to the workload



Application-focused silicon

Special purpose SoCs





System on a Chip (SoC)-based Server



- Less general-purpose, more workload focused
- Dramatic reduction in power, cost, and space
- SoC vendors bring their own differentiated features and opportunities to disrupt markets



Why photonics?





Massive memory pool



Universal memory obsoletes this hierarchy

Beyond DRAM: Non-Volatile Memory



Persistently stores data

Haris Volos, et al. "Aerie: Flexible File-System Interfaces to Storage-Class Memory," *Proc. EuroSys 2014*.

Access latencies comparable to DRAM

Byte addressable (load/store) rather than block addressable (read/write)



Architectural characteristics of The Machine

Opportunities and challenges

Many hardware threads per SoC

Very large NVRAM for both memory and storage (<1µs latency) Significant amount of fast local DRAM

Photonic memory fabric that permits fast load/store access to NVRAM

No global cache coherence Volatile caches: minimal instruction set architecture support for persistence Virtual Memory: translation vs. protection?

How can app developers utilize distributed persistent memory – what are the right abstractions?



The Software Revolution

Data Representations

In-storage durability

- Separate object and persistent formats
- Programmability and performance issues
- Translation code error-prone and insecure
- + Clean separation of persistent state

In-memory durability

- + In-memory objects are durable throughout
- + Byte-addressability simplifies programmability
- + Low load/store latencies offer high performance
- Persistent does not mean consistent!







Traditional File System



Separate storage address space

Data is copied between storage and DRAM

Block-level abstraction leads to inefficiencies

Use of page cache leads to extra copies



NVM-optimized File System



Examples

Microsoft BPFS Intel PMFS → DAX (pmem.io)

Low overhead access to persistent memory

No page cache Direct access with mmap

Leverage hardware support for consistency



Subramanya R Dulloor, et al. "System Software for Persistent Memory," Proc. EuroSys 2014.

NVM-optimized Distributed File System



Pooled NVM enables direct access to non-local data

Reduces need for replication Provides more natural load balancing



NVM-aware Application Programming

Why can't I just write my program, and have all my data be persistent?

- Consider a simple banking program (just two accounts): double accounts[2];
- Between which I want to transfer money. Na^{we} implementation:

```
transfer(int from, int to, double
    accounts[from] -= amount;
    accounts[to] += amount;
```

Crashes cause corruption, which prevents us from merely restarting the computation

Allush all other persister Need code that plays back undo log-clear and flush log> on restart. Getting this to work with } threads and locks is very hard

```
persistent double accounts[2];
transfer(int from, int to, double amount) {
<save old value of accounts[from] in undo log>;
<flush log entry to NVRAM>
         accounts[from] -= amount;
<save old value of accounts [to] in undo log>;
<flush log entry to NVRAM>
          accounts[to] += amount;
<flush all other persistent stores to NVRAM>
```

The Atlas programming model

Programmer distinguishes persistent | transient Persistent data lives in a "persistent region"

- Mappable into process address space (no DRAM buffers)
- Accessed via CPU loads and stores

Programmer writes ordinary multithreaded code

- Automatic durability support at a fine granularity, complete with recovery code
- Supports consistency of durable data derived from concurrency constructs

Protection against failures

- Process crash: works with existing architecture
- Tolerating kernel panics and power failures requires

D. NVRAMtance CPU acadheniusnestlas: Leveraging Locks for Non-volatile Memory Consistency. Proc. OOPSLA, 2014.

```
persistent double accounts[2];
transfer(
    int from, int to, double amount) {
    __atomic {
        accounts[from] -= amount;
        accounts[to] += amount;
    }
}
```

Updates in <u>___atomic</u> block are either completely visible after crash or not at all

If updates in <u>__atomic</u> block are visible, then so are prior updates to persistent memory



Persistent Regions

Named container for all persistent data

- Analogous to file-backed memory mapping
- Data outside persistent region considered transient
- Easy to slide beneath complex (legacy) software
- Transparent support preserves data integrity from crashes

Key mechanism: <u>failure-atomic updates</u>

All-or-nothing guarantee for a failure-atomic batch of updates

Admits several implementations

- Failure-atomic update of files via msync/fsync [Eurosys2013]
- Lexically-scoped atomic{} sections with durability semantics [Mnemosyne, Nvheaps, ASPLOS11]
- Durability support for lock-based critical sections [Atlas, OOPSLA'14]





Example: a Persistent Queue







(III)

Wrapping up

Universal memory is coming Computing shifts to a persistent world \int_{CPU}



Everything changes...

Hardware

Memory controller

Architecture

- Coherence/sharing model
- Consistency model
- Error handling, RAS

Software

- OS, memory management
- Compilers and runtime
- Algorithms and data structures
- Storage hierarchy
- Applications
- Security and Protection



Learn more about The Machine



The Machine provides new computing architecture

Specialized SoCs + massive shared NVM pool + photonic interconnects Many opportunities for OS and application software innovation

Where to look for more information

http://www.hpl.hp.com/research/systems-research/themachine/

- HP Discover 2014 talks on The Machine
- HP Labs Director Martin Fink's announcement: <u>https://www.youtube.com/watch?v=Gxn5ru7kIUQ</u>
- Kim Keeton's talk on technologies: <u>https://www.youtube.com/watch?v=J6_xg3mHnng</u>
 Dejan Milojicic's keynote at Linaro Connect: <u>http://connect.linaro.org/hkg15/</u>
 Paolo Faraboschi's keynote at HPCA/PPoPP/CGO



Thank You

