

Ouroboros Wear-leveling: A Two-level Hierarchical Wear-leveling Model for NVRAM

Qingyue Liu Peter Varman ECE Department, Rice University May 18, 2017

New Challenges for New Technologies



RRAM

PCM

3DXpoint

- Advantages
 - High-Density: Easy to scale down under 10nm
 - Non-volatile
 - In-place update
- RICE Low leakage power

- Major Drawback:
 - Lifetime endurance problem
 - PCM: 10⁷~10⁸ writes per cell
 - In practice, lifetime around 20x shorter without wearleveling

Wear-leveling (WL)

- A technique for prolonging the service life of some kinds of erasable computer storage media
- Block migration across the memory with certain rules
 - Move high usage blocks to low usage frames





SSD WL vs. NVRAM WL

- Solid State Disk (<u>SSD</u>)
 - Written out-of-place
 - Granularity:
 - ➢Read/write: page
 - ≻Erase: block
 - Requires garbage collection

- NVRAM
 - In-place writing
 - Granularity:
 - ➢Read/write: byte
 - ➢No erase
 - No garbage collection
- NVRAM has more freedom and can do better
 - No complex design for garbage collection
 - Fine-grained wear-leveling
 - Allows both algebraic and full-associative logical to physical mappings



Outline

Background

- Previous Work
- Our Contributions
 - Hierarchical Ouroboros Wear-leveling
 - System Design
 - Architecture
 - Parameter selection
 - Experiments and Results
- Conclusion



Previous Work: NVRAM

- Wear-leveling using restricted algebraic mappings
 - No address mapping table
 - Granularity: memory line (cache line)
 - Example: Start-Gap Wear-leveling [1]
- Wear-leveling using fully-associative mappings
 - Additional address mapping table needed
 - Granularity: block
 - Example: Segment Swapping [2], PCM-aware swap [3]

 Qureshi etal, "Enhancing lifetime and security of PCM-based main memory with start-gap wear-leveling." MICRO, 2009.
 Zhou etal, "A durable and energy efficient main memory using phase change memory technology" ISCA, 2009.
 A. P. Ferreira, M. Zhou, S. Bock, B. Childers, R. Melhem, and D. Moss² e, "Increasing pcm main memory lifetime," in Proceedings of the conference on design, automation and test in Europe. European Design and Automation Association, 2010, pp. 914–919.

Start-Gap Method Analysis



- Advantages:
 - Distribute writes smoothly within the frame
 - Small space overhead
 - Simple algorithm
- Disadvantages:
 - Region size is limited since only
 1 line is relocated at a time
 - May not use all the region to distribute the writes



Previous Work: NVRAM

- Wear-leveling using restricted algebraic mappings
 - No address mapping table
 - Granularity: memory line (cache line)
 - Example: Start-Gap Wear-leveling [1]
- Wear-leveling using fully-associative mappings
 - Additional address mapping table needed
 - Granularity: block
 - Example: Segment Swapping [2], PCM-aware swap [3]

 Qureshi etal, "Enhancing lifetime and security of PCM-based main memory with start-gap wear-leveling." MICRO, 2009.
 Zhou etal, "A durable and energy efficient main memory using phase change memory technology" ISCA, 2009.
 A. P. Ferreira, M. Zhou, S. Bock, B. Childers, R. Melhem, and D. Moss² e, "Increasing pcm main memory lifetime," in Proceedings of the conference on design, automation and test in Europe. European Design and Automation Association, 2010, pp. 914–919.

Segment Swap vs. PCM-aware Swap

- Segment Swap:
 - Periodically swap content in highest-usage frame with content in lowest-usage frame
- PCM-aware Swap:
 - Periodically swap content in highest-usage frame with content in random frame

Advantages:

- Can involve all space into wearleveling
- Can easily be implemented





Analysis of 2 Swap Methods: A* Pattern



- A* Pattern: Write to the same logical block A continuously
- Deterministic swap is better than randomized swap under correct conditions



Analysis of 2 Swap Methods: AB* Pattern



- AB* Pattern: Alternate writes to two logical blocks A and B (catastrophic pattern for Segment Swap)
- Randomized swap is better than deterministic swap in bad cases



Outline

- Background
- Previous Work
- Our Contributions
 - Hierarchical Ouroboros Wear-leveling
 - System Design
 - Architecture
 - Parameter selection
 - Experiments and Results
- Conclusion



NVRAM Model

- Memory partitioned into frames
- Each frame holds a block
- A block holds a set of memory lines
- Block assumed to have consecutive address range





Hierarchical Ouroboros Wear-leveling

- Aim:
 - Guarantee write distribution as smooth as possible
- Level 1: Local WL within frames
 - Start-gap like rule
 - Smooth distribution of writes within a frame
 - Granularity: Memory line
 - Aim: Make expensive large block
 Global WL less frequent





Hierarchical Ouroboros Wear-leveling

- Level 2: Global WL across frames
 - Exploit demand prediction to direct global wear-leveling
 - Use randomization in block migration to avoid worst-case behavior
 - Smooth distribution of writes across frames
 - Granularity: Frame
 - Aim: Involve all memory space into wear-leveling





Global Wear-Leveling Framework

Demand-based Ouroboros Migration

- Inputs
 - 1. Usage counter of each physical frame (U)
 - Prediction of the number of future writes to each logical block (P)
 - Repetitive workloads
 - Program Analysis (embedded applications)
 - Use recent activity (demand) as predictor







Global Wear-Leveling Framework

- 1. Collect statistics:
 - Estimate future demand of each block to form a vector P
 - Collect current usage for each frame to form a vector U
- 2. Generate raw block migration mapping
 - Aim: Map the ith hottest (highest demand) block to the ith coldest (lowest usage) frame



Raw Block Migration



Global Wear-Leveling Framework

1. Collect statistics:

- Estimate future demand of each block to form a vector A
- Collect current usage for each frame to form a vector U
- 2. Generate raw block migration mapping
 - Aim: Map the ith hottest (highest demand) block to the ith coldest (lowest usage) frame
- 3. Classification step:
 - Identify a hot pool with up to K hottest blocks that meet a minimum demand threshold
- 4. Pruning Step:
 - Move only blocks in the hot pool to deterministic frames



Block Migration with Pruning Method



Deterministic Block Migration Ring





Ouroboros Block Migration Ring





Ouroboros Block Migration Ring





Global Wear-Leveling Framework

1. Collect statistics:

- Estimate future demand of each block to form a vector A
- Collect current usage for each frame to form a vector U
- 2. Generate raw block migration mapping
 - Aim: Map the ith hottest (highest demand) block to the ith coldest (lowest usage) frame
- 3. Classification step:
 - Identify a hot pool with up to K hottest blocks that meet a minimum demand threshold
- 4. Pruning Step:
 - Move only blocks in the hot pool to deterministic frames
- 5. Randomization step:
 - Identify free frame pool with more than K free frames for randomization
- 6. Form Ouroboros block migration ring for block relocation

Block Migration with Randomization



Outline

- Background
- Previous Work
- Our Contributions
 - Hierarchical Ouroboros Wear-leveling
 - System Design
 - Architecture
 - Parameter selection
 - Experiments and Results
- Conclusion



Architecture



- Each request
 - Size 16B * 32 = 512B
 - Touch same partition and offset for all 32 chips



Parameter Selection



- Example: Parameter Selection for 512GB Memory
 - Input:
 - $I_2 : 7x10^{-6}$, $\Omega_t : 0.6\%$, $\Omega_s : 0.5\%$
 - Output:
 - F: 8KB, Γ_G: 1x10⁸ , Γ_L: 195
- \mathbb{RICE} Worst case overhead: Ω_t : 0.52%, Ω_s : 0.2%

Outline

- Background
- Previous Work
- Our Contributions
 - Hierarchical Ouroboros Wear-leveling
 - System Design
 - Architecture
 - Parameter selection
 - Experiments and Results
- Conclusion



Experiments

 $L_{\infty} = \max_{i} |u_i - \widehat{u}_i|$

 $L_2 = \sqrt{\frac{\sum_{i=1}^{N_B} \left(\frac{u_i - \widehat{u}_i}{W}\right)^2}{N_B}}$

- Smoothness value:
 - L_{∞} smoothness:
 - L_2 smoothness:

- Experiments
 - Micro Benchmarks:
 - A* pattern, AB* pattern, AB*50% pattern
 - Total writes: 10¹⁴
 - Storage Benchmarks:
 - MSR Cambridge pattern,
 FIU IODedup pattern
 - Total writes per chip: 2.83 x 10¹²
 - Write rate per chip: 500MB/s x 32

Parameters Micro Storage			
	Parameters	Micro	Storage
NVM size (M) 512 MB 512 GB	NVM size (M)	512 MB	512 GB
Frame size (F) 8 KB 8 KB	Frame size (F)	8 KB	8 KB
Line size (L) 16 bytes 16 bytes	Line size (L)	16 bytes	16 bytes
Stripe size (C) 32 chips 32 chips	Stripe size (C)	32 chips	32 chips
Local Threshold (Γ_L) 195 195	Local Threshold (Γ_L)	195	195
Global Threshold (Γ_G) 1×10^7 1×10^8	Global Threshold (Γ_G)	1×10^{7}	1×10^{8}

Note: u_i is the real usage

distribution, \widehat{u}_i is the ideal

usage distribution, W is the

total number of writes

Micro Experiments Results



Summary of Ourobros WL

- Correct prediction: Achieve the best possible smoothness behavior
- Wrong prediction: No worse than the distribution obtained by a random write pattern
- Partial correct prediction: Fully take advantages of correct prediction to make usage distribution smooth



Storage Experiments Results



Comparison Among Three WL Methods



I_{∞} smoothness level

l₂ smoothness level



Outline

- Background
- Previous Work
- Our Contributions
 - Hierarchical Ouroboros Wear-leveling
 - System Design
 - Architecture
 - Parameter selection
 - Experiments and Results
- Conclusion



Conclusion

- Design a Hierarchical Ouroboros Wear-leveling Method
 - Memory line level Local Wear-leveling
 - Frame level Global Wear-leveling
- Devise a cyclic block migration method
 - Deterministically smooth wear out based on prediction
 - Involve randomization to break up destructive write pattern
- Show Ouroboros wear-leveling system architecture
- Provide a general way to select parameter settings
- Show the realizability and feasibility of Ouroboros wearleveling through experiments

