## When NVMe over Fabrics Meets Arm: Performance and Implications

**Yichen Jia**<sup>\*</sup> Eric Anger<sup>†</sup> Feng Chen<sup>\*</sup>

\*Louisiana State University \*

<sup>†</sup>Arm Inc

MSST'19 May 23<sup>th</sup> , 2019

### **Table of Content**

- Background
- Experimental Setup
- Experimental Results
- System Implications
- Conclusions

# Background

### Arm, NVMe and NVMe over Fabrics

#### **Background : Arm Processors**

- Arm processors have become dominant in IoT and mobile phones, etc
- The recently released 64-bit ARM CPUs are suitable for cloud and data centers
  Arm-based instances have been available in Amazon AWS since Nov, 2018
- One of its important applications is to be the storage server
  - Enhanced computing capability and power efficiency









### **Background : NVM Express**

- Flash-based SSD is becoming cheaper and more popular
  - High throughput and low latency
  - Suitable for parallel I/Os
- Non-Volatile Memory Express (NVMe)
  - Supporting deep and paired queues
  - Scalable for the next generation NVM




**NVMe Structure\*** 


- Direct Attached Storage (DAS)
  - Computing and storage in one box
  - Less flexible, hard to scale, etc
- Storage Disaggregation
  - Separated computing and storage
  - Reduced total cost of ownership (TCO)
  - Improved hardware utilization
  - Examples: NVMe over Fabrics, iSCSI




- Direct Attached Storage (DAS)
  - Computing and storage in one box
  - Less flexible, hard to scale, etc
- Storage Disaggregation
  - Separated computing and storage
  - Reduced total cost of ownership (TCO)
  - Improved hardware utilization
  - Examples: NVMe over Fabrics, iSCSI



- Direct Attached Storage (DAS)
  - Computing and storage in one box
  - Less flexible, hard to scale, etc
- Storage Disaggregation
  - Separated computing and storage
  - Reduced total cost of ownership (TCO)
  - Improved hardware utilization
  - Examples: NVMe over Fabrics, iSCSI



- Direct Attached Storage (DAS)
  - Computing and storage in one box
  - Less flexible, hard to scale, etc
- Storage Disaggregation
  - Separated computing and storage
  - Reduced total cost of ownership (TCO)
  - Improved hardware utilization
  - Examples: NVMe over Fabrics, iSCSI



#### **Motivations**

- Continuous investment in Arm-based solutions
- Increasingly popular NVMe over Fabrics
- Integrating Arm with NVMeoF is highly appealing
- However, the first-hand comprehensive experimental data is still lacking

#### **Motivations**

- Continuous investment in Arm-based solutions
- Increasingly popular NVMe over Fabrics
- Integrating Arm with NVMeoF is highly appealing
- However, the first-hand comprehensive experimental data is still lacking

A thorough performance study of NVMeoF on Arm is becoming necessary.

## Experimental Setup

### **Experimental Setup**

- Target Side: Broadcom 5880X Stingray.
  - CPU: 8-core 3GHz ARMv8 Coretx-A72 CPU
  - Memory: 48GB
  - Storage: Intel Data Center P3600 SSD
  - Network: Broadcom NetXtreme NIC
- Host Side: Lenovo ThinkCentre M910s
  - CPU: Intel(R) 4-core (HT) i7-6700 3.40GHz CPU
  - Memory: 16GB
  - Network: Broadcom NetXtreme NIC
- The host and target machines are connected by a Leoni ParaLink@23 cable
- Speed on both host and target sides is configured to be 50Gb/s
- Benchmarking tool: FIO

Server/Client	Arm/x86	x86/Arm
Bandwidth(Gb/s)	45.42	45.40
Latency (us)	3.26	3.17

#### **RoCEv2** Performance

## **Experimental Results**


#### **Experiments**

- Effect of Parallelism
- Study of Computational Cost
- Effect of IODepth
- Effect of Request Sizes

#### **Experiments**


- Effect of Parallelism
- Study of Computational Cost
- Effect of IODepth
- Effect of Request Sizes


#### **Parallelism Feature in NVMe**




**NVMe Structure\*** 

- Parallel I/Os play an important role in NVMe to fully exploit hardware potentials
- I/O parallelism will also have a great impact on NVMe-over-Fabrics










- 1. Latency increases as the number of jobs increases
- 2. NVMeoF has a close or shorter tail latency for seq read
- 3. BW reaches plateau when job number reaches 4
- 4. CPU utilization on target side is much lower
- 5. Arm is powerful enough to be storage server

<sup>\*</sup>Sequential Read, 4KB, 128 IODepth, 1-16 Concurrent Jobs










- 1. Latency increases as the number of jobs increases
- 2. NVMeoF has a close or shorter tail latency for seq read
- 3. BW reaches plateau when job number reaches 4
- 4. CPU utilization on target side is much lower
- 5. Arm is powerful enough to be storage server

<sup>\*</sup>Sequential Read, 4KB, 128 IODepth, 1-16 Concurrent Jobs










- 1. Latency increases as the number of jobs increases
- 2. NVMeoF has a close or shorter tail latency for seq read
- 3. BW reaches plateau when job number reaches 4
- 4. CPU utilization on target side is much lower
- 5. Arm is powerful enough to be storage server

<sup>\*</sup>Sequential Read, 4KB, 128 IODepth, 1-16 Concurrent Jobs









- 1. Latency increases as the number of jobs increases
- 2. NVMeoF has a close or shorter tail latency for seq read
- 3. BW reaches plateau when job number reaches 4
- 4. CPU utilization on target side is much lower
- 5. Arm is powerful enough to be storage server

<sup>\*</sup>Sequential Read, 4KB, 128 IODepth, 1-16 Concurrent Jobs





- 1. Latency increases as the number of jobs increases
- 2. NVMeoF has a close or shorter tail latency for seq read
- 3. BW reaches plateau when job number reaches 4
- 4. CPU utilization on target side is much lower
- 5. Arm is powerful enough to be storage server

4

Number of Jobs

8

16

Ż


2


0


21

ì

<sup>\*</sup>Sequential Read, 4KB, 128 IODepth, 1-16 Concurrent Jobs








- 1. Latency increases as the number of jobs increases
- 2. NVMeoF has a close or shorter tail latency for seq read
- 3. BW reaches plateau when job number reaches 4
- 4. CPU utilization on target side is much lower
- 5. Arm is powerful enough to be storage server


<sup>\*</sup>Sequential Read, 4KB, 128 IODepth, 1-16 Concurrent Jobs

#### Finding #2 : Computational Cost




NVMeoF consumes 31.5% more CPU on host side than local NVMe
 Kernel level overhead is dominant(26.9%) when request size is 4KB
 Kernel level overhead are amortized as request size increases

#### Finding #2 : Computational Cost




NVMeoF consumes 31.5% more CPU on host side than local NVMe
 Kernel level overhead is dominant(26.9%) when request size is 4KB
 Kernel level overhead are amortized as request size increases

### **IODepth is important for NVMeoF**




**Target NVMe Queue** 


**NVMe and RDMA Queues** 




- When IODepth is small, local access has a short tail latency than remote access
- When IODepth is large, remote access has a short tail latency than local access



- When IODepth is small, local access has a short tail latency than remote access
- When IODepth is large, remote access has a short tail latency than local access




- When IODepth is small, local access has a short tail latency than remote access
- When IODepth is large, remote access has a short tail latency than local access




- When IODepth is small, local access has a short tail latency than remote access
- When IODepth is large, remote access has a short tail latency than local access

#### Finding #3: Effect of IODepth cont'd




- Bandwidth will increase, and keep stable and increase again when IODepth is over 32.
- CPU utilization will increase, and keep stable and decrease when IODepth is larger than 32.

#### Finding #3: Effect of IODepth cont'd



- Bandwidth will increase, and keep stable and increase again when IODepth is over 32.
- CPU utilization will increase, and keep stable and decrease when IODepth is larger than 32.


#### Finding #3: Effect of IODepth cont'd



- Bandwidth will increase, and keep stable and increase again when IODepth is over 32.
- CPU utilization will increase, and keep stable and decrease when IODepth is larger than 32.


#### **Interrupt Moderation**

- Interrupt moderation means multiple packets are handled for each interrupt
- Overall interrupt-processing efficiency is improved and CPU utilization is decreased




#### **Interrupt Moderation**

- Interrupt moderation means multiple packets are handled for each interrupt
- Overall interrupt-processing efficiency is improved and CPU utilization is decreased



#### **Interrupt Moderation**

- Interrupt moderation means multiple packets are handled for each interrupt
- Overall interrupt-processing efficiency is improved and CPU utilization is decreased



## Summary and Implications

• NVMeoF can provide satisfactory and comparable performance to NVMe

- NVMeoF can provide satisfactory and comparable performance to NVMe
- Arm processor is powerful enough as the NVMeoF target

- NVMeoF can provide satisfactory and comparable performance to NVMe
- Arm processor is powerful enough as the NVMeoF target
- Request size, parallelism, and I/O queue depth are important for performance

- NVMeoF can provide satisfactory and comparable performance to NVMe
- Arm processor is powerful enough as the NVMeoF target
- Request size, parallelism, and I/O queue depth are important for performance
- Kernel level overhead can be significant on NVMeoF host

- NVMeoF can provide satisfactory and comparable performance to NVMe
- Arm processor is powerful enough as the NVMeoF target
- Request size, parallelism, and I/O queue depth are important for performance
- Kernel level overhead can be significant on NVMeoF host
- Interrupt moderation is important for overall performance improvement

#### Implications

- Application level
  - I/O Clustering. Merging small random operations into large sequential ones.
  - A proper configuration, such as parallelism, request size, etc.

#### Implications

- Application level
  - I/O Clustering. Merging small random operations into large sequential ones.
  - A proper configuration, such as parallelism, request size, etc.
- System level
  - Simplifying the I/O stack. Moving kernel level driver to user level.
  - Replacing interrupts with polling\*. More tradeoff space when storage becomes faster.

#### Implications

- Application level
  - I/O Clustering. Merging small random operations into large sequential ones.
  - A proper configuration, such as parallelism, request size, etc.
- System level
  - Simplifying the I/O stack. Moving kernel level driver to user level.
  - Replacing interrupts with polling\*. More tradeoff space when storage becomes faster.
- Hardware level
  - Interrupt moderation. Important for performance improvement.
  - NIC configurations

#### Conclusions

- We benchmark NVMe and NVMeoF on Arm based server
  - NVMe over Fabrics only incurs minimal overhead than (Local) NVMe
  - Arm servers are powerful enough to be target(storage) for NVMeoF
- NMVeoF shows better performance than NVMe for I/O intensive applications
  - We give explanations for this phenomena
- We discuss related system implications for performance optimization
  - I/O clustering, simplifying I/O stack, interrupt moderation, etc.

#### Acknowledgements

- We thank the anonymous reviewers for their constructive feedback and comments
- We also thank Haresh Sakariya from Broadcom Inc. for his technical support
- This paper was partially supported by National Science Foundation under Grants CCF-1453705 and CCF-1629291





### Thanks & Questions?


Yichen Jia yjia@csc.lsu.edu


# Backup Slides

#### **Effect of Request Size**











- 1. The latency and BW increase as req. size increases
- 2. Latency overhead is minimal (~2%)
- 3. BW overhead is at most 20%
- 4. CPU utilization decreases and keeps below 8% on both host and target side


#### **Computational Cost(1)**




- 1. NVMeoF has a longer tail latency than NVMe for random writes
- 2. The bandwidth reaches the peak(about 500MB/s) for different request sizes

#### Finding #1: Effect of Parallelism








- 1. Latency increases as the number of jobs increases
- 2. NVMeoF has a close or shorter tail latency for seq read
- 3. BW reaches plateau when job number reaches 4
- 4. CPU utilization on target side is much lower
- 5. Arm is powerful enough to be storage server

<sup>\*</sup>Sequential Read, 4KB, 128 IODepth, 1-16 Concurrent Jobs

#### Finding #2 : Computational Cost



NVMeoF consumes 31.5% more CPU on host side than local NVMe
 Kernel level overhead is dominant(26.9%) when request size is 4KB
 Kernel level overhead are amortized as request size increases

52

#### **Interrupt Moderation**

- Interrupt moderation means multiple packets are handled for each interrupt
- Overall interrupt-processing efficiency is improved and CPU utilization is decreased

